## **WEST Search History**

Hide Items Restore Clear Cancel 10736934 DATE: Friday, June 10, 2005 Hide? Set Name Query Count DB=USPT,PGPB,JPAB,EPAB,DWPI,TDBD; PLUR=YES; OP=ADJ L14 L13 and @pd > 200410130 0 L13 L12 and @pd > 20030418('6189128'| 'JP401321562A'| 'JP402059679A'| '5812561') L12 6 [ABPN1,NRPN,PN,TBAN,WKU] L10 and scan\$4 same (test\$3 or debug\$4 or verif\$7 or diagno\$5) same (fan\$1in or fan\$1out) same (ic or (integrat\$3 near2 circuit\$3) or semi\$1conduct\$7 or L11 0 memor\$7) same flip\$1flop same (program\$7 or adjust\$6 or vari\$4 or vary\$4 or configur\$7 or re\$1 configur\$7 or re\$1defin\$6) L9 and scan\$4 same (test\$3 or debug\$4 or verif\$7 or diagno\$5) same (fan\$1in or L10 fan\$1out) same (ic or (integrat\$3 near2 circuit\$3) or semi\$1conduct\$7 or 4 memor\$7) same flip\$1flop scan\$4 same (test\$3 or debug\$4 or verif\$7 or diagno\$5) same (fan\$1in or L9 100 fan\$1out) L8 L7 and @pd > 200304188 L6 and scan\$4 with (test\$3 or debug\$4 or verif\$7 or diagno\$5) same (number or count\$3 or fan\$1in or fan\$1out) same (ic or (integrat\$3 near2 circuit\$3) or semi\$1conduct\$7 or memor\$7) same flip\$1flop same (program\$7 or adjust\$6 or L7 14 vari\$4 or vary\$4 or configur\$7 or re\$1 configur\$7 or re\$1defin\$6) same (vector or pattern or sequence) L5 and scan\$4 with (test\$3 or debug\$4 or verif\$7 or diagno\$5) same (number or count\$3 or fan\$1in or fan\$1out) same (ic or (integrat\$3 near2 circuit\$3) or L6 34 semi\$1conduct\$7 or memor\$7) same flip\$1flop same (program\$7 or adjust\$6 or vari\$4 or vary\$4 or configur\$7 or re\$1 configur\$7 or re\$1defin\$6) scan\$4 same (test\$3 or debug\$4 or verif\$7 or diagno\$5) same (number or count\$3 or fan\$1in or fan\$1out) same (ic or (integrat\$3 near2 circuit\$3) or L5 59 semi\$1conduct\$7 or memor\$7) same flip\$1flop same (program\$7 or adjust\$6 or vari\$4 or vary\$4 or configur\$7 or re\$1 configur\$7 or re\$1defin\$6) ('6189128'| 'JP401321562A'| 'JP402059679A'| '5812561') L4 6 [ABPN1,NRPN,PN,TBAN,WKU] L2 and scan\$4 same (test\$3 or debug\$4 or verif\$7 or diagno\$5) same (fan\$1in or fan\$1out) same (ic or (integrat\$3 near2 circuit\$3) or semi\$1conduct\$7 or L3 0 memor\$7) same flip\$1flop same (program\$7 or adjust\$6 or vari\$4 or vary\$4 or configur\$7 or re\$1 configur\$7 or re\$1defin\$6) L1 and scan\$4 same (test\$3 or debug\$4 or verif\$7 or diagno\$5) same (fan\$1 in or L2 fan\$1out) same (ic or (integrat\$3 near2 circuit\$3) or semi\$1conduct\$7 or 4 memor\$7) same flip\$1flop

scan\$4 same (test\$3 or debug\$4 or verif\$7 or diagno\$5) same (fan\$1in or

fan\$1out) L1

100

**END OF SEARCH HISTORY**